IN THE CLAIMS

Listing of Claims:

1

2

1	1 (animal) A manima simult for tempinating a temporal simulating
1	1. (original) A receiver circuit for terminating a transmission line comprising:
2	a receiver having an input coupled to a transmission line output of said
3	transmission line forming a common node, an output generating a digital signal in
4	response to a signal at said transmission line output and a threshold voltage;
5	a termination network coupled to said common node for setting a plurality of
6	Thevenins voltages and Thevenins impedances in response to a plurality of control
7	signals; and
8	logic circuitry for generating said plurality of control signals in response to a
9	plurality of mode setting inputs.
1	2. (currently amended) The eireuit of claim 1, A receiver circuit for terminating a
2	transmission line comprising:
3	a receiver having an input coupled to a transmission line output of said
4	transmission line forming a common node, an output generating a digital signal in
5	response to a signal at said transmission line output and a threshold voltage;
6	a termination network coupled to said common node for setting a plurality of
7	Thevenins voltages and Thevenins impedances in response to a plurality of control
8	signals; and
9	logic circuitry for generating said plurality of control signals in response to a
10	plurality of mode setting inputs, wherein said termination network comprises[[;]] a first
11	termination network coupled to said common node and setting a Thevenins impedance
12	and a Thevenins voltage at said common node[[;]] and a second termination network
13	coupled to said common node and modifying said Thevenins impedance an said
14	Thevenins voltage in response to first and second control signals.

3. (original) The circuit of claim 2 further comprising a third termination network coupled to said common node and modifying said Thevenins impedance and said

Thevenins voltage in response to third and fourth control signals generated by said logic circuitry.

1

2

3

1

2

3

4

5

6

7

8

9

1

2

3

4

5

6

7

8

9

- 4. (original) The circuit of claim 2, wherein said first termination network is coupled to said common node in response to fifth and sixth control signals generated by said logic circuitry.
 - 5. (original) The circuit of claim 4, wherein said first termination network comprises:

a first resistor having a first terminal coupled to a first power supply voltage with a first electronic switch in response to a first logic state of said first control signal and a second terminal;

a second resistor having a first terminal coupled to said second terminal of said first resistor and said common node and a second terminal coupled to a second power supply voltage with a second electronic switch in response to a first logic state of said second control signal.

6. (original) The circuit of claim 2, wherein said second termination network comprises:

a first resistor having a first terminal coupled to said first power supply voltage with a first electronic switch in response to a first logic state of said third control signal and a second terminal;

a second resistor having a first terminal coupled to said second terminal of said first resistor and said common node and a second terminal coupled to a second power supply voltage with a second electronic switch in response to a first logic state of said fourth control signal.

1 7. (original) The circuit of claim 3, wherein said third termination network 2 comprises:

3

4

5

6

7

8

9

1

2

3

4

1

2

a first resistor having a first terminal coupled to said first power supply voltage with a first electronic switch in response to a first logic state of said fifth control signal and a second terminal:

a second resistor having a first terminal coupled to said second terminal of said first resistor and said common node and a second terminal coupled to said second power supply voltage with a second electronic switch in response to a first logic state of said sixth control signal.

- 8. (original) The circuit of claim 2, wherein said receiver circuit is a logic gate having a first logic input coupled to said receiver input, a second logic input coupled to a voltage corresponding to a first logic state, wherein said threshold voltage is a switching voltage of said logic gate and is generated internal to said logic gate.
- 1 9. (original) The circuit of claim 2, wherein said receiver circuit is a comparator 2 having a positive input coupled to said input of said receiver, a negative input coupled to 3 said threshold voltage and a comparator output coupled to said receiver output.
- 10. (original) The circuit of claim 4, wherein said receiver circuit is a comparator having a positive input coupled to said input of said receiver, a negative input coupled to 3 said threshold voltage and a comparator output coupled to said receiver output.
- 1 11. (original) The circuit of claim 7, wherein said threshold voltage is equal to one 2 half the difference between said first and second power supply voltages.
- 1 12. (original) The circuit of claim 4, wherein said mode inputs comprise a first mode 2 input for setting said Thevenins impedance to substantially match a characteristic 3 impedance of said TL and said Thevenins voltage to substantially match said threshold

voltage, wherein said first, second, fourth and fifth electronic switches are gated ON by
 said first, second, fourth and fifth control signals.

- 1 13. (original) The circuit of claim 12, wherein said mode inputs comprise a second
 2 mode for setting said Thevenins impedance to substantially match a characteristic
 3 impedance of said TL and said Thevenins voltage to greater than said threshold voltage,
 4 wherein said first, second, third and fifth electronic switches are gated ON by said first,
 5 second, third and fifth control signals.
- 1 14. (original) The circuit of claim 13, wherein said mode inputs comprise a third
 2 mode for setting said Thevenins impedance to substantially match a characteristic
 3 impedance of said TL and said Thevenins voltage to less than said threshold voltage,
 4 wherein said first, second fourth and sixth electronic switches are gated ON by said first,
 5 second fourth and sixth control signals.
- 1 15. (original) The circuit of claim 14, wherein said mode inputs comprise a fourth
 2 mode for setting said Thevenins impedance to greater than a characteristic impedance of
 3 said TL and said Thevenins voltage to substantially equal said threshold voltage, wherein
 4 said first and second electronic switches are gated on by said first and second control
 5 signals.
- 1 16. (original) The circuit of claim 15, wherein said mode inputs comprise a fifth
 2 mode for setting said Thevenins impedance to less than a characteristic impedance of
 3 said TL and said Thevenins voltage to substantially equal said threshold voltage, wherein
 4 said first, second, third, fourth, fifth, and sixth electronic switches are gated ON by said
 5 first, second, third, fourth, fifth, and sixth control signals.
- 1 17. (original) The circuit of claim 16, wherein said mode inputs comprise a driver 2 mode wherein said first, second, and third termination networks operate as a driver 3 circuit for impressing a drive signal on said common node in response to logic states of a

driver signal controlling said first, second, third, fourth, fifth and sixth control signals,
wherein said second, fourth and sixth electronic switches are gated ON by a first logic
state of said driver signal and said first, third, and fifth electronic switches are gated ON
by a second logic state of said driver signal.

18. (original) The circuit of claim 15, wherein said logic circuitry comprises:

1

2

3

4

5

6

1

2

3

4

5

- circuitry for alternating between selected of said first, second, third, fourth, and fifth modes in response to a first logic state of a dynamic enable signal and logic states of a modified receiver output signal;
- a state circuit for generating said modified receiver signal in response to said receiver output signal and a selected delay time.
- 19. (original) The circuit of claim 18, wherein said modified receiver transitions to a first logic state said delay time after said receiver output signal transitions to said first logic state and to a second logic state said selected delay time after said receiver signal transitions to said second logic state, wherein said selected delay time is set by delay control signal.
- 20. (original) The circuit of claim 19, wherein said circuitry switches to said fourth mode when said modified receiver signal has a first logic state and switches to said fifth mode when said modified receiver signal has a second logic state.
- 1 21. (original) The circuit of claim 18, wherein said first logic state of said dynamic 2 mode signal is set in response to a selected signal quality parameter of said receiver 3 output signal.

1	22. (original) An integrated encur (ic) comprising.
2	a digital processor;
3	memory for storing instructions and data for said processor;
4	input/output (I/O) interface circuitry for communicating to device circuitry
5	external to said IC;
6	a receiver circuit in said interface circuitry for terminating a transmission line
7	coupling said receiver circuit to said device circuitry, said receiver circuit further
8	comprising;
9	a receiver having an input coupled to a transmission line output of said
10	transmission line forming a common node, an output generating a digital signal in
11	response to a signal at said transmission line output and a threshold voltage;
12	a termination network coupled to said common node for setting a plurality of
13	Thevenins voltages and Thevenins impedances in response to a plurality of control
14	signals; and
15	logic circuitry for generating said plurality of control signals in response to a
16	plurality of mode setting inputs.
1	23. (currently amended) The IC of claim 22, An integrated circuit (IC) comprising:
2	a digital processor;
3	memory for storing instructions and data for said processor;
4	input/output (I/O) interface circuitry for communicating to device circuitry
5	external to said IC;
6	a receiver circuit in said interface circuitry for terminating a transmission line
7	coupling said receiver circuit to said device circuitry, said receiver circuit further
8	comprising;
9	a receiver having an input coupled to a transmission line output of said
10	transmission line forming a common node, an output generating a digital signal in
11	response to a signal at said transmission line output and a threshold voltage:

a termination network coupled to said common node for setting a plurality of
Thevenins voltages and Thevenins impedances in response to a plurality of control
signals; and
logic circuitry for generating said plurality of control signals in response to a

logic circuitry for generating said plurality of control signals in response to a plurality of mode setting inputs, wherein said termination network comprises[[:]] a first termination network coupled to said common node and for setting a Thevenins impedance and a Thevenins voltage at said common node[[;]] and a second termination network coupled to said common node and for modifying said Thevenins impedance and said Thevenins voltage in response to first and second control signals.

- 24. (original) The IC of claim 23 further comprising a third termination network coupled to said common node and modifying said Thevenins impedance and said Thevenins voltage in response to third and fourth control signals generated by said logic circuitry.
- 25. (original) The IC of claim 23, wherein said first termination network is coupled to said common node in response to fifth and sixth control signals generated by said logic circuitry.
 - 26. (original) The IC of claim 25, wherein said first termination network comprises: a first resistor having a first terminal coupled to a first power supply voltage with a first electronic switch in response to a first logic state of said first control signal and a second terminal;

a second resistor having a first terminal coupled to said second terminal of said first resistor and said common node and a second terminal coupled to a second power supply voltage with a second electronic switch in response to a first logic state of said second control signal.

1	27. (original) The IC of claim 25, wherein said second termination network
2	comprises:
3	a first resistor having a first terminal coupled to said first power supply voltage
4	with a first electronic switch in response to a first logic state of said third control signal
5	and a second terminal;
6	a second resistor having a first terminal coupled to said second terminal of said
7	first resistor and said common node and a second terminal coupled to a second power
8	supply voltage with a second electronic switch in response to a first logic state of said
9	fourth control signal.
1	28. (original) The IC of claim 24, wherein said third termination network comprises:
2	a first resistor having a first terminal coupled to said first power supply voltage
3	with a first electronic switch in response to a first logic state of said fifth control signal
4	and a second terminal;
5	a second resistor having a first terminal coupled to said second terminal of said
6	first resistor and said common node and a second terminal coupled to said second power
7	supply voltage with a second electronic switch in response to a first logic state of said
8	sixth control signal.
1	29. (original) The IC of claim 23, wherein said receiver circuit is a logic gate having
2	a first logic input coupled to said receiver input, a second logic input coupled to a voltage
3	corresponding to a first logic state, wherein said threshold voltage is a switching voltage
4	of said logic gate and is generated internal to said logic gate.
1	30. (original) The IC of claim 23, wherein said receiver circuit is a comparator
2	having a positive input coupled to said input of said receiver, a negative input coupled to
3	said threshold voltage and a comparator output coupled to said receiver output.

1 31. (original) The IC of claim 25, wherein said receiver circuit is a comparator

- 2 having a positive input coupled to said input of said receiver, a negative input coupled to
- 3 said threshold voltage and a comparator output coupled to said receiver output.
- 1 32. (original) The IC of claim 28, wherein said threshold voltage is equal to one half
- 2 the difference between said first and second power supply voltages.
- 1 33. (original) The IC of claim 25, wherein said mode inputs comprise a first mode
- 2 input for setting said Thevenins impedance to substantially match a characteristic
- 3 impedance of said TL and said Thevenins voltage to substantially match said threshold
- 4 voltage, wherein said first, second, fourth and fifth electronic switches are gated ON by
- 5 said first, second, fourth and fifth control signals.
- 1 34. (original) The IC of claim 33, wherein said mode inputs comprise a second mode
- 2 for setting said Thevenins impedance to substantially match a characteristic impedance of
- 3 said TL and said Thevenins voltage to greater than said threshold voltage, wherein said
- 4 first, second, third and fifth electronic switches are gated ON by said first, second, third
- 5 and fifth control signals.
- 1 35. (original) The IC of claim 34, wherein said mode inputs comprise a third mode
- 2 for setting said Thevenins impedance to substantially match a characteristic impedance of
- 3 said TL and said Thevenins voltage to less than said threshold voltage, wherein said first,
- 4 second fourth and sixth electronic switches are gated ON by said first, second fourth and
- 5 sixth control signals.
- 1 36. (original) The IC of claim 35, wherein said mode inputs comprise a fourth mode
- 2 for setting said Thevenins impedance to greater than a characteristic impedance of said
- 3 TL and said Thevenins voltage to substantially equal said threshold voltage, wherein said
- 4 first and second electronic switches are gated on by said first and second control signals.

37. (original) The IC of claim 36, wherein said mode inputs comprise a fifth mode for setting said Thevenins impedance to less than a characteristic impedance of said TL and said Thevenins voltage to substantially equal said threshold voltage, wherein said first, second, third, fourth, fifth, and sixth electronic switches are gated ON by said first, second, third, fourth, fifth, and sixth control signals.

- 38. (original) The IC of claim 37, wherein said mode inputs comprise a driver mode wherein said first, second, and third termination networks operate as a driver circuit for impressing a drive signal on said common node in response to logic states of a driver signal controlling said first, second, third, fourth, fifth and sixth control signals, wherein said second, fourth and sixth electronic switches are gated ON by a first logic state of said driver signal and said first, third, and fifth electronic switches are gated ON by a second logic state of said driver signal.
- 39. (original) The IC of claim 36, wherein said logic circuitry comprises:

circuitry for alternating between selected of said first, second, third, fourth, and fifth modes in response to a first logic state of a dynamic enable signal and logic states of a modified receiver output signal;

a state circuit for generating said modified receiver signal in response to said receiver output signal and a selected delay time.

40. (original) The IC of claim 39, wherein said modified receiver transitions to a first logic state said delay time after said receiver output signal transitions to said first logic state and to a second logic state said selected delay time after said receiver signal transitions to said second logic state, wherein said selected delay time is set by delay control signal.

1 41. (original) The IC of claim 40, wherein said circuitry switches to said fourth mode

- when said modified receiver signal has a first logic state and switches to said fifth mode
- 3 when said modified receiver signal has a second logic state.
- 1 42. (original) The IC of claim 39, wherein said first logic state of said dynamic mode
- 2 signal is set in response to a selected signal quality parameter of said receiver output
- 3 signal.